CS5461A
6. REGISTER DESCRIPTION
1.
2.
“Default” => bit status after power-on or reset
Any bit not labeled is Reserved. A zero should always be used when writing to one of these bits.
6.1 Configuration Register
Address: 0
23
PC6
15
EWA
7
ALT
22
PC5
14
6
VHPF
21
PC4
13
5
IHPF
20
PC3
12
IMODE
4
iCPU
19
PC2
11
IINV
3
K3
18
PC1
10
EPP
2
K2
17
PC0
9
EOP
1
K1
16
Igain
8
EDP
0
K0
Default = 0x000001
26
PC[6:0]
Igain
EWA
IMODE, IINV
EPP
EOP
EDP
ALT
VHPF (IHPF)
Phase compensation. A 2’s complement number which sets a delay in the voltage channel rel-
ative to the current channel. When MCLK = 4.096 MHz and K = 1, the phase adjustment range
is approximately ? 2.8 degrees with each step approximately 0.04 degrees (assuming a power
line frequency of 60 Hz). If (MCLK/K) is not 4.096 MHz, the values for the range and step size
should be scaled by the factor 4.096 MHz / (MCLK/K). Default setting is 0000000 = 0.0215 de-
gree phase delay at 60 Hz (when MCLK = 4.096 MHz).
Sets the gain of the current PGA.
0 = Gain is 10x (default)
1 = Gain is 50x
Allows the E1 and E2 pins to be configured as open-collector output pins.
0 = Normal outputs (default)
1 = Only the pull-down device of the E1 and E2 pins are active
Interrupt configuration bits. Select the desired pin behavior for indication of an interrupt.
00 = Active-low level (default)
01 = Active-high level
10 = High-to-low pulse
11 = Low-to-high pulse
Allows the E1 and E2 pins to be controlled by the EOP and EDP bits.
0 = Normal operation of the E1 and E2 pins. (default)
1 = EOP and EDP bits defines the E1 and E2 pins.
EOP defines the value of the E1 pin when EPP = 1.
0 = Logic level low (default)
EDP defines the value of the E2 pin when EPP = 1.
0 = Logic level low (default)
Alternate pulse format, E1 and E2 becomes active low alternating pulses with an output fre-
quency proportional to the active power.
0 = Normal (default), Mechanical Counter or Stepper Motor Format
1 = Alternate Pulse Format, also MECH = 1
Enables the high-pass filter on the voltage (current) channel.
0 = High-pass filter disabled (default)
1 = High-pass filter enabled
DS661F3
相关PDF资料
CDB5466U BOARD EVAL & SOFTWARE CS5466 ADC
CDB5467U BOARD EVAL FOR CS5467 ADC
CDB5560-2 DEV BOARD FOR CS5560 W/SE INPUT
CDB5571-2 DEV BOARD FOR CS5571 W/SE INPUT
CDB8422 BOARD EVAL FOR CS8422 RCVR
CDB8952T BOARD EVAL FOR CS8952
CDCE906-706PERFEVM EVAL MOD PERFORMANCE CDCE906/706
CEVAL-033 BOARD EVAL FOR CVCO33 .3"X.3"
相关代理商/技术参数
CDB5461AU-Z 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5461 WITH USB - Bulk
CDB5462 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5462 - Bulk
CDB5463U 功能描述:数据转换 IC 开发工具 Eval Bd Sngl-Phase Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
CDB5463U-Z 功能描述:EVAL BOARD USB FOR CS5463 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
CDB5464U 功能描述:数据转换 IC 开发工具 Eval Bd 3-Ch Sngl-Phs Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
CDB5464U-Z 制造商:Cirrus Logic 功能描述:EVAL BD PB-FREE DEMO BOARD FOR CS5464 - Boxed Product (Development Kits) 制造商:Cirrus Logic 功能描述:Eval Board
CDB5466U 功能描述:数据转换 IC 开发工具 Eval Bd F/Residental Pow-Meter Apps RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
CDB5466U-Z 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5466 WITH USB - Bulk